- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Intel Quartus 18.1 Build 625 compilation freezes at 2% when code snippet below is present in the Verilog code.
bgr_data[23:16]<=data_ROM[count];
I have modified the code VGA_Pattern project provided with DE10-Lite to load hex RGB data from a file and during the display interval it shall access the data_ROM at a dynamic index that incrments on every horizontal synch interval.
The Array has been defined as per below.
reg [7:0] data_ROM [0:(3*640*480)-1];
initial begin
$readmemh("vgah.mem", data_ROM);
end
I tried several variants to access to access the data form the data_ROM but the compiler keeps looping at 2%.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Can you provide the design.qar for investigation?
Thanks.
Best regards,
KhaiY
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Archive has been uploaded.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I see error below:
Error (10054): Verilog HDL File I/O error at vga_controller.v(51): can't open Verilog Design File "vgah.mem"
The vgah.mem file is missing. Could you provide this file?
Thanks.
Best regards,
KhaiY
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Upon checking, this is caused by the .mem file where the Intel Quartus Prime software cannot read the information in this file. Could you recreate the memory initialization (.mif) file for the ROM? Please let me know if the problem persists.
Thanks.
Best regards,
KhaiY
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Do you have any updates?
Thanks.
Best regards,
KhaiY
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Khai,
I will need to convert the Intel data format into a .mif fornat? Ler me update the script for the conversion and i will get back to you..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Sure. Please keep me updated.
Thanks.
Best regards,
KhaiY
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
KhaiY,
I think the size of the memory may not be appropriate for the MAX 10 FPGA. I will change the project to use the SDRAM then I can initialize it with the RGB. That should hopefully work.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Sure. Please let me know if you have any question.
Thanks.
Best regards,
KhaiY
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Do you have any updates?
Thanks.
Best regards,
KhaiY


- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page