Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16596 Discussions

Confused about myriad of AXI to Avalon bridge options

User1573261788318367
Beginner
‎11-11-2019 10:46 PM
1,618 Views

Hi all,

 

I am having a hard time choosing the correct type of bridge component for our IP (AXI4 interface, with both a master and slave interface). What is the difference between the "AXI Bridge Intel FPGA IP" and "AXI Translator Intel FPGA IP"? They seem to have very similar interfaces and options. I'm wondering if one of these is preferable to the other.

 

Basically I want to have CSRs written by user software go to my IP's slave interface, and the IP master interface makes AXI read/write requests.

 

Also, if there were any example designs for PCIe HIP + MSGDMA + AXI/Avalon bus translator, that would be great!

0 Kudos

Link Copied

1 Reply
RichardTanSY_Intel
Employee
‎12-05-2019 08:32 AM
1,412 Views

Hi, the tutorial video in the link below could help answer some of your inquiries:

AMBA AXI and Altera Avalon Interoperation using Qsys (now called platform designer)

https://www.youtube.com/watch?v=LdD2B1x-5vo

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.