Connecting two modules

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Connecting two modules

1,103 Views

Hello,

I have a problem (I think because I´m a beginner in Verilog).

I want to connect a module (baseband_wrapper) with a PIO (TIC_generator). Therefor I created an output called "ticirq" in baseband_wrapper. You can see this in baseband_wrapper.v.

Now I have to connect this output with the input of the PIO. How does this work?

I tried to make a conduit in SOPC-Builder and then to connect the two modules in the top-level-file: .in_port_to_the_TIC_generator(ticirq_from_the_gps_L1_0)

But then there occurs a problem: <<Error: Port "ticirq" does not exist in macrofunction "gps_l1_0">>

Although everything seems to be ok in gps_L1_0.v

Is there another way to connect these two modules or is there a mistake in the code? Or am I on the wrong path at all?

Thanks for your replies.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.