Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Creating

Altera_Forum
Honored Contributor II
‎04-24-2009 08:21 AM
1,216 Views

Hi, I have complete design (in bdf file). I want use this in other projects in design files. What I need generate? (File->Create/Update-> symbol and HDL file ?). Can Quartus generate library file? If yes, why?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-24-2009 09:15 AM
415 Views

Just create the symbol file (.bsf), add the directory with the .bsf and all the necessary source files to the new project file paths and place the symbol in the new project schematic. This is only exports the logic design, BEFORE synthesis and fitting... if you want to import\export part of a design AFTER fitting and\or synthesys things are more complicated 

Regards
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.