Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15321 Discussions

Cyclone IV ModelSim gate level simulation accuracy

KittyBumpkins
Beginner
181 Views

I have a Cyclone IV design that shows different timing results in a ModelSim gate level simulation as compared to the Timing Analyzer results. For some output pins the Timing Analyzer shows about 600 ps more setup time than the timing analyzer shows. Is this a known problem? Should I use the timing analyzer rather than the gate level simulation to verify the design?

0 Kudos
1 Solution
SyafieqS
Moderator
167 Views

Hi Nuno,


Assuming your verification is timing, yes I would suggest you to use Timing Analyzer static timing analysis rather than gate-level timing simulation. Gate-level timing simulation of an entire design can be slow and should be avoided even though it supports your device


Thanks,

Regards



View solution in original post

1 Reply
SyafieqS
Moderator
168 Views

Hi Nuno,


Assuming your verification is timing, yes I would suggest you to use Timing Analyzer static timing analysis rather than gate-level timing simulation. Gate-level timing simulation of an entire design can be slow and should be avoided even though it supports your device


Thanks,

Regards



Reply