Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

Cyclone V SOC. Compiling the GHRD takes an insane amount of time

vjAlter
Novice
795 Views

The mapper takes a lot of time to compile the Golden Hardware Reference Design for Cyclone V SOC. According to the messages it seems it is when it is generating the hard_block partition, which is essentially empty.

 

I'm using Quartus 17.0 free edition.

 

It doesn't seem to matter the actual design. Even reducing the design to the bare minimum. As long as the HPS is instantiated, it is enough produces the mapper to take so long at that stage.

 

Not sure if it is related to this, but why it is necessary to connect the HPS external signals to the pins on the top design. Is this only for the purpose of performing a timing analysis of the HPS?

0 Kudos
1 Reply
Fawaz_J_Intel
Employee
111 Views

Hello,

This is expected since you add HPS IP to your system, compilation might take long time.

Regarding the HPS pins, these pins are assigned from HPS IP in Platform Designer. They are needed to be exported to top-level, but no pin can be see as assigned, since they use dedicated Pins.

Timing wise, you might see that HPS pins are either clocks (need to define the clock only) or false path. In both cases, nothing will affect timing on HPS since this is Hard-core IP.

 

Thanks

 

Reply