Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17049 Discussions

DDR interface for D/A converter

Altera_Forum
Honored Contributor II
‎11-13-2013 09:41 AM
996 Views

I need a DDR interface for connecting a high speed DAC (DAC1627 from IDT/NXP). One of the DAC's two's channels gets it data with the risign edge, the other with the falling edge. I have 16 Bit data and clock, transmitted differential LVDS (one pair for each data and clock). 

Is there any IP which could fit or other sample code?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-13-2013 10:31 AM
254 Views

You best use ALtera's ALTDDIO_OUT primitive; a 16-bit wide to drive the data and a 1-bit wide to drive the clock. Connect DataA to the datain_l port and DataB to the datain_h port of the 16-bit wide component. You connect "1" and "0" to the datain_h and datain_l of the 1-bit wide clock driver. So the clock to the DAC nicely arrives edge-aligned with the DDR data.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-19-2013 12:51 PM
254 Views

Hi josyb, 

thanks for your answer, great!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.