Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17093 Discussions

DSP Builder generating non-zero width errors

Altera_Forum
Honored Contributor II
‎06-15-2007 11:14 PM
1,430 Views

Running DSP Builder in Simulink. I haven't done anything drastic but now my model aborts when I hit run. The Matlab console is complaining about Java errors and the simulink window grabs a random delay line and complains about 'non-zero width' errors. I've seen the errata, and have tried reloading the file, even reloading Matlab to no avail. 

Any ideas?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-19-2007 06:21 PM
690 Views

Turns out the DCFIFOs were messing things up. Two on one page was fine, but multiple subsystems or something screwed it up. Changed to single clock FIFOs and it works fine.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.