Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17041 Discussions

Device Delay in Max+Plus II

Altera_Forum
Honored Contributor II
‎08-16-2007 05:47 PM
1,331 Views

Hi. 

 

I would like to know how much is the delay assigned to the primitive  

gates (such as and2, or2, etc...) in the Max+Plus II Simulator. I  

would also like to know if that parameter can be varied, either on a  

per device basis, or globally. 

 

Thanks in advance, and best regards. 

Javier.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.