EDA Netlist Writer Crash with SystemVerilog

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

EDA Netlist Writer Crash with SystemVerilog

966 Views

Hi,

I'm getting frequent crashes part way through the EDA Netlist Writer phase of compiles. This only seems to occur using SystemVerilog output - never seen it with plain Verilog projects. Occurs both with Q14.0 and 17.1. Fixed by doing a 'clean', but returns on next or next plus one compile - meaning if I remember to do a 'clean' it takes maximum time. Any ideas, anyone?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.