Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15558 Discussions

EDA Netlist Writer Crash with SystemVerilog

Altera_Forum
Honored Contributor II
824 Views

Hi, 

I'm getting frequent crashes part way through the EDA Netlist Writer phase of compiles. This only seems to occur using SystemVerilog output - never seen it with plain Verilog projects. Occurs both with Q14.0 and 17.1. Fixed by doing a 'clean', but returns on next or next plus one compile - meaning if I remember to do a 'clean' it takes maximum time. Any ideas, anyone?
0 Kudos
0 Replies
Reply