- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi
I'm trying to implement 2 out of 3 Ethernet ports on Arria 10 Kit (using Quartus prime pro 18.1).
On the platform designer IP editor for the HPS IP (altera_arria10_hps) I get the following options (under: Pin Mux ans Peripherals>IP Selection) - see attached capture below, ip_1:
EMAC A: (if/phy)
EMAC B: (if/phy)
EMAC C: (if/phy)
and under: Pin Mux ans Peripherals > Advanced FPGA Placement - see attached capture below, ip_2:
EMAC 0 Interface: (if/PHY)
EMAC 1 Interface: (if/PHY)
EMAC 2 Interface: (if/PHY)
what is the difference between these two option settings?
thanks
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I will look into this issue and let you know the feedback soon,
thank you
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
My apologize for the late reply. We were working on few debugging steps to make sure there is no bug in this GUI, however, there might be a bug where the two options menu are not reflecting each other. This is not confirmed yet.
IP selection settings can be seen on Advanced FPGA settings tab, however, the reverse direction cannot be seen reflected. And here is the bug possibility.
You can refer to the IP selection configurations. Once you are done, press the Apply Selection button.
Thank you
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi,
thank you.
does this update the "advance pin placement" with the proper pins as well?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
Yes, it will update the pins.
I will let you know once I get a feedback on the GUI issue.
Thank you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi
what seems to work without messing up the pin placement is:
- updating "advanced pin placement" and "advanced FPGA placement" and pressing 'apply'
- changing the "ip selection" to fit the above changes but **not** pressing apply
- save , generate etc.


- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page