Error (10928): SystemVerilog error ... enum type cannot be assigned to enum type

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Error (10928): SystemVerilog error ... enum type cannot be assigned to enum type

1,818 Views

Hi All,

I'm receiving the "Error (10928): SystemVerilog error at rly.v(141): enum type cannot be assigned to enum type - enum target requires cast" while compiling my code.

Here is the code:


typedef enum reg  {
  IDLE,
  LOAD,
  SHIFT}
rly_fsm_t;
rly_fsm_t state, nxt_state;
  rly_fsm# (/*AUTOINSTPARAM*/
            // Parameters
            .L                          (DW))                    // Templated
i_rly_fsm (//***
           /*AUTOINST*/
           // Interfaces
           .state                       (state),
           .nxt_state                   (nxt_state),
           // Inputs
           .clk                         (clk),
           .rstn                        (rstn),
           .go                          (cmd_rdy));

So, what's the problem? How to fix?

Dmitry

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.