Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

Error (11238): The following 1 fractional PLL locations are already occupied, and the Fitter cannot merge the previously placed nodes with these instances. The nodes may have incompatible inputs or parameters.

MShet1
Beginner
1,166 Views

Hello,

I am working on Cyclone V GT(5CGTFD9EF35C7N) FPGA on quartus. The project was developed by one of the senior student, I am continuing the project left half way through. It is giving me Fitter issues when I try to modify the value of the PLL.

 

The project has 2 PLL. Both of them are given the reference frequency of 50 MHz. For some reason whenever I try to change the frequency value for the fractional PLL from the archived file of previous version, it gives me errors. But whenever I run it as it is without any modification to the archived project, it doesn't throw any errors on PLL. It says that it cannot merge the fractional PLL whereas in the resource section I can see that only 2/8 fractional PLL is used. I am assuming that the tool understands that they both are different, or should I be doing any assignments to tell the software about it?

 

Please let me know if any one has the solution to this, I have been trying to fix this issue since last 3 weeks. I have also attached the screen shot for this.

 

Thank you for the help.

0 Kudos
2 Replies
Abe
Valued Contributor II
391 Views

Have you tried this solution to a similar issue with Fractional PLLs ?

 

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...

 

To work around the issue, either move the PLL to a different location where there are sufficient GCLK or RCLK resources or change your PLL compensation mode to Direct compensation mode.

Rahul_S_Intel1
Employee
391 Views

Hi,

 The above error attached is an generic error, I am requesting to check the IO assignment and PLL constrain in the qsf file.

 

Regards,

RS​

Reply