Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15385 Discussions

Error (15462): DSP block multiplier WYSIWYG how to correct ?

Altera_Forum
Honored Contributor II
821 Views

Irun the fitter encounter fail as belows message: 

 

Error (15462): DSP block multiplier WYSIWYG primitive "Stage3_Encode:s3|FIR_FilterBank:fir_fb1|FIR4:f4|altmult_add:Add3_rtl_0|mult_add_td44:auto_generated|mac_mult2" has its scan chain connected, but the dedicated scan chains are not used for the DSP block 

 

 

could pls help me how to resolve about this problem? 

 

Thanks! 

Michael
0 Kudos
0 Replies
Reply