Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16606 Discussions

Error in Quartus II 5.1

Altera_Forum
Honored Contributor II
‎08-03-2007 12:31 PM
1,146 Views

How to deal with this kind of error: 

Error: Actual width (8) of port "oDATA" on instance "sopc_system:SOPC_component_inst|input_user_logic:the_input_user_logic|shiftreg_reducer:shiftreg_reducer_inst" is not compatible with the formal port width (32) declared by the instantiated entity
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎08-03-2007 05:23 PM
444 Views

If this error is not some thing that you authored, but is as a result of something that the SoPC is automatically creating, then please file an SR on the MySupport section of the Altera Support pages. 

 

If this is a result of something that you are connecting to a component on the boundry of an SoPC system in a larger design, then you should look at the width of the declared signals at that boundary.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎08-03-2007 06:37 PM
444 Views

Thanks for your reply. I check the component port. One data width definition is different.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.