Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17049 Discussions

Error:op has outgoing edge with wrong producer!

Altera_Forum
Honored Contributor II
‎09-29-2015 08:02 AM
1,255 Views

I am getting these type of error while generating the HDL using Qsys 

 

Error: /dvtools/dvtools/altera/quartus14.1/ip/altera/fir_filter_2d/lib/vip_packet_reader.hpp:150:48: op has outgoing edge with wrong producer! (op_10122:@array_assign) 

Error: /dvtools/dvtools/altera/quartus14.1/ip/altera/fir_filter_2d/lib/vip_packet_reader.hpp:156:85: op has outgoing edge with wrong producer! (op_10150:writeDataAndEop) 

 

 

PLease tell me the reason for this as i am not able to find out the reason for this.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-19-2016 02:00 PM
535 Views

Did you figure out what the issue was? I am getting similar failure intermittently during Qsys HDL generation. 

 

Thanks.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.