- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am trying to debug a design containing Nios II on a Stratix V FPGA. When debugging with system-console, while trying to do a memory read, i get the following error : % master_read_memory $nios 0x00000 4 error: master_read_memory: com.altera.systemconsole.internal.plugin.jtag.oci. Nios2DebugException: Target is broken and needs to be reset while executing The RAM in my design doesn´t seem to work. How can I solve this?Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Did you start system console from QSYS? If not, try opening your project in QSYS and starting system console from there. Also, make sure the JTAG server is running and it recognizes the JTAG chain.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have not used system console with NIOs. However, just to share experience using xcvr toolkit which is running on system console as well. You might also want to verify if the system console has been successfully linked to your design before doing the read/write.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Hi, I am trying to debug a design containing Nios II on a Stratix V FPGA. When debugging with system-console, while trying to do a memory read, i get the following error : % master_read_memory $nios 0x00000 4 error: master_read_memory: com.altera.systemconsole.internal.plugin.jtag.oci. Nios2DebugException: Target is broken and needs to be reset while executing The RAM in my design doesn´t seem to work. How can I solve this? --- Quote End --- Did you stop the NIOS operation before the command being executed? I guess it corrupts in the middle of NIOS firmware.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I did stop the NIOS before executing the read.
Also, I started the system-console from Qsys- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Are you getting any error if reading other module's register mapping in your design? Where did you get the RAM controller?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I tried to do something else for bedugging. I made a Nios I application and BSP from template and tried to run the memory test (template) on my design. While doing build project, I get the error :
undefined reference to `__alt_invalid' What does this mean?
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page