Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Error while debugging using system-console

Altera_Forum
Honored Contributor II
2,517 Views

Hi, 

I am trying to debug a design containing Nios II on a Stratix V FPGA. When debugging with system-console, while trying to do a memory read, i get the following error : 

 

% master_read_memory $nios 0x00000 4 

error: master_read_memory: com.altera.systemconsole.internal.plugin.jtag.oci. Nios2DebugException: Target is broken and needs to be reset 

while executing 

 

The RAM in my design doesn´t seem to work. How can I solve this?
0 Kudos
6 Replies
Altera_Forum
Honored Contributor II
1,741 Views

Did you start system console from QSYS? If not, try opening your project in QSYS and starting system console from there. Also, make sure the JTAG server is running and it recognizes the JTAG chain.

0 Kudos
Altera_Forum
Honored Contributor II
1,741 Views

I have not used system console with NIOs. However, just to share experience using xcvr toolkit which is running on system console as well. You might also want to verify if the system console has been successfully linked to your design before doing the read/write.

0 Kudos
Altera_Forum
Honored Contributor II
1,741 Views

 

--- Quote Start ---  

Hi, 

I am trying to debug a design containing Nios II on a Stratix V FPGA. When debugging with system-console, while trying to do a memory read, i get the following error : 

 

% master_read_memory $nios 0x00000 4 

error: master_read_memory: com.altera.systemconsole.internal.plugin.jtag.oci. Nios2DebugException: Target is broken and needs to be reset 

while executing 

 

The RAM in my design doesn´t seem to work. How can I solve this? 

--- Quote End ---  

 

 

Did you stop the NIOS operation before the command being executed? I guess it corrupts in the middle of NIOS firmware.
0 Kudos
Altera_Forum
Honored Contributor II
1,741 Views

I did stop the NIOS before executing the read. 

Also, I started the system-console from Qsys
0 Kudos
Altera_Forum
Honored Contributor II
1,741 Views

Are you getting any error if reading other module's register mapping in your design? Where did you get the RAM controller?

0 Kudos
Altera_Forum
Honored Contributor II
1,741 Views

I tried to do something else for bedugging. I made a Nios I application and BSP from template and tried to run the memory test (template) on my design. While doing build project, I get the error :  

undefined reference to `__alt_invalid' 

 

What does this mean?
0 Kudos
Reply