Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15461 Discussions

Ethernet issue:TSE_MAC_INIT error"

BPani1
Beginner
1,095 Views

Hi ,

We are using quartus prime -18.1 version software.while executing sample ethernet application on Arria 10 GX EVM(Serial Number:10PCIe0002691) using NIOS SBT, its giving error like: "TSE_MAC_INIT error".

while I have gone through the code: its getting failed in alt_msgdma_prefetcher_add_standard_desc_to_list function which is getting called by msgdma_read_init() function.

 

I have attached the software code also.

 

Console log:

 

InterNiche Portable TCP/IP, v3.1 

 

Copyright 1996-2008 by InterNiche Technologies. All rights reserved. 

altera_eth_tse_init 0

prep_tse_mac 0

Inside get_mac_addr 

Inside get_ip_addr function 

Static IP Address is 192.168.5.4

prepped 1 interface, initializing...

tse_mac_init 0

List of PHY profiles supported (Total profiles = 5)...

Profile No. 0  :

PHY Name    : Marvell 88E1111

PHY OUI     : 0x005043

PHY Model Num. : 0x0c

PHY Rev. Num.  : 0x02

Status Register : 0x11

Speed Bit    : 14

Duplex Bit   : 13

Link Bit    : 10

 

Profile No. 1  :

PHY Name    : Marvell Quad PHY 88E1145

PHY OUI     : 0x005043

PHY Model Num. : 0x0d

PHY Rev. Num.  : 0x02

Status Register : 0x11

Speed Bit    : 14

Duplex Bit   : 13

Link Bit    : 10

 

Profile No. 2  :

PHY Name    : National DP83865

PHY OUI     : 0x080017

PHY Model Num. : 0x07

PHY Rev. Num.  : 0x0a

Status Register : 0x11

Speed Bit    : 3

Duplex Bit   : 1

Link Bit    : 2

 

Profile No. 3  :

PHY Name    : National DP83848C

PHY OUI     : 0x080017

PHY Model Num. : 0x09

PHY Rev. Num.  : 0x00

Status Register : 0x00

Speed Bit    : 0

Duplex Bit   : 0

Link Bit    : 0

 

Profile No. 4  :

PHY Name    : Intel PEF7071

PHY OUI     : 0x355969

PHY Model Num. : 0x00

PHY Rev. Num.  : 0x01

Status Register : 0x00

Speed Bit    : 0

Duplex Bit   : 0

Link Bit    : 0

 

INFO  : TSE MAC 0 found at address 0x00003000

INFO  : Multi Channel      = No

INFO  : MDIO Shared       = No

INFO  : MAC Type         = 10/100/1000 Ethernet MAC

INFO  : PCS Enable        = Yes

INFO  : PCS SGMII Enable     = Yes

INFO  : MAC Address       = 0x00003000

INFO  : MAC Device        = tse_mac_device[0]

INFO  : PHY Marvell 88E1111 found at PHY address 0x00 of MAC Group[0]

INFO  : PHY OUI       = 0x005043

INFO  : PHY Model Number  = 0x0c

INFO  : PHY Revision Number = 0x2

INFO  : PHY[0.0] - Automatically mapped to tse_mac_device[0]

INFO  : PHY[0.0] - Advertisement of 1000 Base-T Full Duplex set to 1

Created "Inet main" task (Prio: 2)

INFO  : PHY[0.0] - Advertisement of 1000 Base-T Half Duplex set to 1

INFO  : PHY[0.0] - Advertisement of 100 Base-T4 set to 0

INFO  : PHY[0.0] - Advertisement of 100 Base-TX Full Duplex set to 1

INFO  : PHY[0.0] - Advertisement of 100 Base-TX Half Duplex set to 1

INFO  : PHY[0.0] - Advertisement of 10 Base-TX Full Duplex set to 1

INFO  : PHY[0.0] - Advertisement of 10 Base-TX Half Duplex set to 1

INFO  : PHY[0.0] - Restart Auto-Negotiation, checking PHY link...

Created "clock tick" task (Prio: 3)

i value is 0

INFO  : PHY[0.0] - Auto-Negotiation PASSED

INFO  : Applying additional PHY configuration of Marvell 88E1111

 

INFO  : PCS[0.0] - Configuring PCS operating mode

INFO  : PCS[0.0] - PCS SGMII mode enabled

INFO  : PHY[0.0] - Checking link...

INFO  : PHY[0.0] - Link established

INFO  : PHY[0.0] - Speed = 1000, Duplex = Full

OK, x=0, CMD_CONFIG=0x00000000

 

MAC post-initialization: CMD_CONFIG=0x0400020b

TSE_MAC_INIT error

init error -1 on net[0]

mctest init called

IP address of : 0.0.0.0

 

Simple Socket Server starting up

 

 

 

 

0 Kudos
1 Reply
Deshi_Intel
Moderator
272 Views
Hi Biswajit Panigrahi, Just curious is the failure encountered on your own design or Intel FPGA reference design ? If it's reference design then which design is it ? And also which board that you run the test ? your own board or some dev kit board from Intel FPGA ? Thanks. Regards, dlim
Reply