- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Attached is a design that fully constrains a source synchronous interface using the TimeQuest timing analyzer.
simply recompile the design, launch TimeQuest then run the script "Report_SS_Tester.tcl" to view results.Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Did you know there is a free online training on this topic?
Constraining and Analyzing Timing for Source Synchronous Circuits with TimeQuest http://www.altera.com/training/timequest-source-synchronous
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page