Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15044 Discussions

Example for constraining Source Synchronous Interfaces in TimeQuest

Altera_Forum
Honored Contributor I
1,191 Views

Attached is a design that fully constrains a source synchronous interface using the TimeQuest timing analyzer. 

 

simply recompile the design, launch TimeQuest then run the script "Report_SS_Tester.tcl" to view results.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
251 Views

Did you know there is a free online training on this topic? 

Constraining and Analyzing Timing for Source Synchronous Circuits with TimeQuest 

http://www.altera.com/training/timequest-source-synchronous
Reply