FPGAデバイス（Cycloneシリーズ）にて、PLLをカスケード接続して使用する際の注意事項がありましたらご教示願います。 - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

FPGAデバイス（Cycloneシリーズ）にて、PLLをカスケード接続して使用する際の注意事項がありましたらご教示願います。

1,306 Views

Link Copied

1 Reply

420 Views

You can refer the following document to create cascading PLLs using fPLL:

https://www.intel.com/content/dam/altera-www/global/en_US/kdb/rd01282013_872/how_to_configure_cascade_fpll.pdf

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.