Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15330 Discussions

For cyclone 4 LVDS_TX IP, how to config Frequency of tx_clkout = tx_out as outclk divide factor(B) couldn't be set to 1

SYou1
Beginner
141 Views
 
0 Kudos
2 Replies
EngWei_O_Intel
Employee
110 Views

Hi Silu

 

You can set the data rate and the outclock divide factor (B) accordingly to achieve tx_out and tx_outclock requirement.

 

Thanks.

Eng Wei

EngWei_O_Intel
Employee
110 Views

Hi Silu

 

Let me know if you have any question before we proceed to close the ticket. Thanks.

 

Eng Wei

Reply