Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16596 Discussions

HDL OPenCL issue (Avalon ST Interface Issues)

Altera_Forum
Honored Contributor II
‎04-04-2018 09:54 PM
938 Views

Hi, 

Please can someone did work with HDL and OpenCL (Avalon ST interface). 

I did a very simple project with HDL-kernel Co-design like the first advanced example in altera design examples. And my question is about valid and ready signal in Avalon interface ? I force valid signal to 0. When valid signal is 0 it suppose no valid data is being to be transfered. 

What I did, I tried to print with printf fonction the data transfered from HDL module to kernel when valid is 0 and the problem I have exactly the same data transfered.  

My data is always transfered from HDL to Kernel and it doesn't matter when valid signal is 0 (invalid data) or 1 (valid data) !!! 

I don't know how to fix it ? What happens with Avalon interface when valid Signal is 0 ? 

Thank you.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-05-2018 05:36 AM
203 Views

I see this post is an exact duplicate of http://alteraforum.com/forum/showthread.php?t=58309. Please respond there so we don't get a split thread.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.