Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15548 Discussions

Has anyone had DSP inference problems in Quartus Prime Pro 19.1?

samba4
Beginner
450 Views

I have a design that uses a lot of DSPs in an Arria 10 device. This device has 156 DSPs available but I could use more. In version 18.1 of Prime, it compiles fine. I took the same design and ran it with version 19.1 of Prime and it has an error:

Error(184035): Design uses 160 DSP blocks, but only 156 DSP blocks are available in the device.

I tried to manually set the synthesis assignment to use only 156 DSP max (it defaults to unlimited) but it still doesn’t clear this error. The assignment used to be set to unlimited (default) and Quartus 18.1 would figure it out automatically, putting some of the math functions in the fabric.

thanks,

0 Kudos
2 Replies
CheePin_C_Intel
Employee
109 Views
Hi Sam, As I understand it, you observe different in compilation observation between Q18.1 vs 19.1. Your design is passing compilation in 18.1 but seems to fail in 19.1. To facilitate further debugging, would you mind to share with me a simple test design which could replicate your observation? Please share with me also the specific assignment that you use to set the DSP limit. Please let me know if there is any concern. Thank you. Best regards, Chee Pin
CheePin_C_Intel
Employee
109 Views
Hi Sam, Just would like to follow up with you on this. thank you.
Reply