Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16654 Discussions

Hello, I am using a Altera Stratix® V GX FPGA (5SGXEA7N2F45C2). The default clock frequency is 50MHz. I am using the pin PIN_AW35. Can I change the clock frequency? What is the maximum limit? Thanks

ASubr1
Beginner
1,367 Views
0 Kudos
2 Replies
Rahul_S_Intel1
Employee
484 Views

Hi,

The maximum frequency supported by an IO pin is not available data sheet, the pin that is mentioned is the IO clock pin. If you are using the PLL in that PIN the maximum frequency 800Mhz, otherwise have to do the simulation.

 

Regards,

RS

0 Kudos
ASubr1
Beginner
484 Views

Thank You.

0 Kudos
Reply