Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17041 Discussions

Help with port mapping

Altera_Forum
Honored Contributor II
‎09-26-2015 07:37 PM
1,445 Views

http://www.alteraforum.com/forum/attachment.php?attachmentid=11188&stc=1  

How do i do this in the picture with port mapping?
Preview file
89 KB
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-26-2015 10:32 PM
505 Views

You cant do it in the picture - VHDL is a text based language...

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-28-2015 05:20 AM
505 Views

Mind further elaborate what you are trying to achieve? I could not really tell by merely looking at the picture.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.