Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Beginner
284 Views

Hi, Every I/O Bank in arria10 FPGA has only one I/O PLL in it. Can we use the same I/O PLL for all LVDS Serdes I/O channels in the same bank without using external I/O PLL IP? OR only one LVDS channel can use the I/O PLL provided in the particular bank?

0 Kudos
0 Replies