Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16556 Discussions

Hi, Every I/O Bank in arria10 FPGA has only one I/O PLL in it. Can we use the same I/O PLL for all LVDS Serdes I/O channels in the same bank without using external I/O PLL IP? OR only one LVDS channel can use the I/O PLL provided in the particular bank?

RShan23
Beginner
554 Views
0 Kudos
0 Replies
Reply