Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

Hi, It is posible to suppress DRC rule in Design Assistant for certain signal or design unit?

JDrba
Beginner
216 Views

For example for rule ACD-30023 when I know clock crossing between registers in_reg_12345 and out_reg_12345 is ok and I dont want to see this vialotion in report

0 Kudos
1 Reply
MEIYAN_L_Intel
Employee
90 Views

Hi,

 

You can customize the design assistant for your design and report requirement by spcify the options that control the rules and parameters apply to various stage of design for DRC as below with steps below:

Click Assignments > Settings > Design Assistant Rule Settings, then search the rule name (eg: ACD-30023)

For more information, you may need to refer to Chapter 2.3 as link below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-design-recommenda...

 

Thanks

Reply