Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16652 Discussions

High Speed Reed solomon intel FPGA IP

Rk_Athram
New Contributor I
532 Views

Hello,

I am using High speed reed solomon Intel FPGA IP and simulating using model sim for the polynomial 1033 and parallelism of 2 with each symbol being 10bits. I would like to know how do i verify the parity values/check symbols generated from the IP

 

thank you

RK

0 Kudos
3 Replies
ZiYing_Intel
Employee
475 Views

Hi RK,


Thanks for submitting the issue. Please do allow me have some time to look into your issue and I will get back to you with findings.


Best regards,

Zi Ying


0 Kudos
ZiYing_Intel
Employee
464 Views

Hi RK,

 

You may check whether the value is a legal value through the table of parameters, Table 11, pg 23,

 

0 Kudos
ZiYing_Intel
Employee
455 Views

Hi RK,


Since I have addressed your question and haven't hear any feedback from you, I am now close the case. If you have any question after the case closed, please do feel free to submit another issue.


Best regards,

Zi Ying


0 Kudos
Reply