Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15481 Discussions

How can I use the LUT chain interconnect?

SYosh17
Novice
367 Views

I want to create 6-input NAND gate using the LUT chain interconnect.

How can I use the LUT chain interconnect?

 

I'm using Cyclone IV.

0 Kudos
1 Solution
JohnT_Intel
Employee
138 Views

Hi,

 

If you look into https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-iv/cyiv-51002.pd..., the carry chain can only be used in Arithmetic mode. So it is not possible to implemented using NAND gate.

View solution in original post

4 Replies
JohnT_Intel
Employee
138 Views

Hi,

 

When you implement your design (6-Input NAND gate) it will directly optimize the design and use LUT chain interconnect when necessary. There is no way to manually implement it.

SYosh17
Novice
138 Views

Hi,

Thank you for answering.

 

I implement very simple example of 6-input NAND. The place and route result of this design using 2 LE, which placed different LAB. I think it does not use LUT chain interconnect. I attached the project files.

 

Is there any example using LUT chain interconnect?capture.PNG

JohnT_Intel
Employee
139 Views

Hi,

 

If you look into https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-iv/cyiv-51002.pd..., the carry chain can only be used in Arithmetic mode. So it is not possible to implemented using NAND gate.

SYosh17
Novice
138 Views
Reply