Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

How to Set the Output Delay of the Arria 10 I/O

Blues-sptn
Novice
338 Views

In the Transmit path setup/hold section on page 50 of the document below,

--

Arria 10 I/O can provide up to 800 ps additional delay on outputs. This delay is enabled using the output delay logic option within the assignment editor in Quartus Prime.

--

It says.

However, I don't know how to set it with assignment editor.

How do I set the assignment editor?

0 Kudos
2 Replies
JonWay_C_Intel
Employee
197 Views

Hi @Blues-sptn​ 

 

In Assignment Editor, To: <pin name>

Assignment name: Output Delay Chain Setting or Input Delay chain setting

Value: <how much delay you want>

Enabled: Yes

 

=====OR=====

 

set_instance_assignment -name OUTPUT_DELAY_CHAIN <value> -to <pin name>

set_instance_assignment -name INPUT_DELAY_CHAIN <value> -to <pin name>

 

Example:

set_instance_assignment -name OUTPUT_DELAY_CHAIN 4 -to pin_name1

Blues-sptn
Novice
197 Views

Thank you for your reply.

I will use it as a reference.

Reply