Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

How to fix timing issue

echen73
Beginner
715 Views

I use Quartus prime with proper sdc constraint to program FPGA(there are several clock/generated_clock in ny design) . However it still have timing violation in the result. When I add/remove some signals to/from signaltap II, the result could be good(not always) . Is there a recommand suggstion to solve this problem?

0 Kudos
1 Reply
KhaiChein_Y_Intel
105 Views

Hi echen73,

 

You have to check the timing report and see what are the paths that violated timing.

 

Thanks.

 

Timing Analyzer Quick-Start Tutorial: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_tq_tutorial.pdf

Intel® Quartus® Prime Timing Analyzer Cookbook: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbo...

Introduction to Timing Analyzer(Pro Edition): https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-timing-analyzer.p...

Introduction to Timing Analyzer(Standard Edition): https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-timing-analyzer.p...

 

 

Reply