Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14961 Discussions

How to keep analysis/synthesis during the compilation?

AMaga2
Beginner
1,002 Views

Hi,

 

I want to compile the quartus project, but I don´t want the QUARTUS 18.0 runs the Analysis and Synthesis when I don´t change the vhd files. In othe words, I just want the Quartus runs fitter, assembler and time analysis. Is it possible?

 

Tks.

Alexandre

0 Kudos
4 Replies
sstrell
Honored Contributor III
162 Views

Yes. From the Processing menu, go to Start and choose the compiler stage you want to run, like the Fitter. If the source code has not been changed, the compiler should just run the Fitter.

 

If it still runs analysis and synthesis, check that you have the option "Smart compilation" enabled in the Settings dialog box. I don't have the tool open right now to check where that is.

AMaga2
Beginner
162 Views

Hi sstrel,

 

I thank you for your reply.

I had success.

KennyT_Intel
Moderator
162 Views
You will also need to check which version or device that you were using? Some of the device does not support smart compilation
AMaga2
Beginner
162 Views

Hello KTan9,

My device is Cyclone V, and it supports the smart compilation.

Reply