Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Shenoy
Beginner
536 Views

How to migrate Xilinx Primitives to Intel Quartus Design?

I have LUT1, LUT4, SRL16, FD (D-Flop) primitives used in Xilinx based module by including

library unisim;

use unisim.vcomponents.all; in the module. Now I want migrate my design for Intel FPGA. How to do this?

0 Kudos
3 Replies
ak6dn
Valued Contributor II
66 Views

Simplest way is to write verilog/vhdl functional models as modules for the Xilinx primitives you use. Then just include those in your source and compile with Altera tools.

In some cases (like DFF) you might find more or less exact replacements using Altera primitives (probably with port renaming) but this is a level of optimization probably not necessary.

GuaBin_N_Intel
Employee
66 Views

Another way is to find any equivalent function or primitive block from the HDL coding template where located in any .v or .vhdl files > right-click Insert Template > VHDL/Verilog HDL > Altera Primitive .
Shenoy
Beginner
66 Views

I written some similar RTLs for primitives used and included them in quartus project.

Reply