Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15461 Discussions

How to migrate Xilinx Primitives to Intel Quartus Design?

Shenoy
Beginner
636 Views

I have LUT1, LUT4, SRL16, FD (D-Flop) primitives used in Xilinx based module by including

library unisim;

use unisim.vcomponents.all; in the module. Now I want migrate my design for Intel FPGA. How to do this?

0 Kudos
3 Replies
ak6dn
Valued Contributor III
166 Views

Simplest way is to write verilog/vhdl functional models as modules for the Xilinx primitives you use. Then just include those in your source and compile with Altera tools.

In some cases (like DFF) you might find more or less exact replacements using Altera primitives (probably with port renaming) but this is a level of optimization probably not necessary.

GuaBin_N_Intel
Employee
166 Views
Another way is to find any equivalent function or primitive block from the HDL coding template where located in any .v or .vhdl files > right-click Insert Template > VHDL/Verilog HDL > Altera Primitive .
Shenoy
Beginner
166 Views

I written some similar RTLs for primitives used and included them in quartus project.

Reply