Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17050 Discussions

How to preserve P&R resultes and resued in another same project ?

Altera_Forum
Honored Contributor II
‎09-19-2012 06:56 AM
1,216 Views

Hi all friends,  

 

I have a project with unstable timing results. So I want to preserve a good timing result try and make it resued for futrue compilation. I make several partitions and export as POST-FIT netlist. Then they are imported to another same project. Does it mean that I can preserve these partitions P&R results and achieve the same timing results? Or there might be some constrains to make a complete preservation? :confused: 

Thanks a lot !
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-19-2012 05:15 PM
333 Views

When you import the partitions with P&R locked, the timing will be preserved (with a caveat) and any timing constraints should have no effect on the already placed and routed part of the design. The caveat on preserving the timing is that there can be slight timing differences depending on internal crosstalk from other logic in the device. These are usually in the order of less than 50 ps however.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-21-2012 02:27 AM
333 Views

Thanks a lot! :)

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.