Hi,
I'm forced to use schematic approach for a project (instead of VHDL). My problem is the following: I have two buses, for istance BUS_A[3..0] and BUS_B[2..0], I would like to connect BUS_A[3] signal with BUS_B[2] signal. How can I realize such an assignment?
Thanks everybody
Link Copied
Hi,
In this case, bus need to be split like (BUS_A[3..1],BUS_A[0]) or (BUS_A[3],BUS_A[2],BUS_A[1],BUS_A[0])
Refer the below old thread & screenshot for your reference,
please provide screenshot of your bdf file for better support.
Let me know if this has helped resolve the issue you are facing or if you need any further assistance.
Best Regards
Vikas Jathar
(This message was posted on behalf of Intel Corporation)
For more complete information about compiler optimizations, see our Optimization Notice.