- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, is there any way to raise error in quartus synthesis from vhdl code?
Assert or report error/failure not work in Quartus synthesis.
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
There's no concept of error reporting when you're synthesizing into hardware. Where should the error be reported and how (unless you create actually hardware to handle this)? HDLs were initially designed for simulation, not synthesis, so they have a lot of extra features that work in a simulation tool but make no sense or can't be implemented in hardware.
#iwork4intel
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page