Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16595 Discussions

How to resolve this error?

Altera_Forum
Honored Contributor II
1,483 Views

I was setting location assignment for a logic cell and register, however, QII reported below error. Can anyone help me about this? My object device is EP4CGX15BF14C8. 

 

 

Error (170065): Cannot split carry or cascade chain crossing 128 logic cells and starting on logic cell "CalibTDC1ch:inst3|tdc1ch_won:inst1|DelayLine128Top:u_DelayLine128Top|lpm_add_sub128bit:lpm_add_sub128bit_inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_0fk:auto_generated|pipeline_dffe[1]~128" into legal LABs
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
459 Views

Hi Jerry, 

 

I hope this may help you. 

Error in the below link due to problem in Quartus® II software version 11.1 SP2. 

https://www.altera.com/support/support-resources/knowledge-base/solutions/rd05022012_595.html 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Altera_Forum
Honored Contributor II
459 Views

 

--- Quote Start ---  

Hi Jerry, 

 

I hope this may help you. 

Error in the below link due to problem in Quartus® II software version 11.1 SP2. 

https://www.altera.com/support/support-resources/knowledge-base/solutions/rd05022012_595.html 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation) 

--- Quote End ---  

 

 

Hi Shankar, 

 

I got this link before i posted here. I was using QII 13.0 + sp1. Anyway, thank you.
0 Kudos
Altera_Forum
Honored Contributor II
459 Views

What is the location assignment exactly? Seems like resource restricted in the lab.

0 Kudos
Reply