Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16598 Discussions

How to set constrain rules when there are negative slacks on hold time analysis

NZhan1
Partner
628 Views

In Timequest, we can get hold time analysis. What could we do, when there were negative slacks on hold time analysis.

0 Kudos
2 Replies
skyjuice
Employee
487 Views

We need to understand the reason behind hold failure. In most cases, Quartus will add additional routing delay to satisfy hold requirements unless these problematic paths are not realistic to begin with.

Are these cross-clock transfers? Do they have huge clock skew?

0 Kudos
Kenny_Tan
Moderator
487 Views

Any update?

0 Kudos
Reply