Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15549 Discussions

How to simulate Cyclone V HPS sdram interface with Quartus 18.1

hoi
Beginner
166 Views

Hi Intel

 

Is there any tutorial about simulation of HPS sdram interface with Quartus 18.1? I generated the simulation files with Platform Designer, but the waveform seems weird. The wait request signal was high all the time.

 

Thanks

0 Kudos
1 Reply
EBERLAZARE_I_Intel
143 Views

Hi,

You can use the GHRD that is available in your installation files, and recompile:

~intelFPGA/18.1/embedded/examples/hardware/cv_soc_devkit_ghrd

 

Reply