Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15465 Discussions

How to solve error "174077:on chip termination control block is associated with conflicting I/OS"?

SPraj4
Beginner
559 Views

I am trying to design ddr3 interface using Qsys in Quartus Prime Lite Edition for cyclone V GT (5CGTFD9E5F35C7) Development board. While running I/O assignment analysis, I am facing this error. I am not able to understand what causing this error and what should be done in order to solve it .

0 Kudos
7 Replies
sstrell
Honored Contributor III
238 Views

Did you run the pin_assignments.tcl script generated by the memory IP? This creates the correct I/O assignments for the interface.

 

#iwork4intel

Kenny_Tan
Moderator
238 Views

Which is correct, you need to run the tcl scripts. Only arria 10 and S10 you do not need to run the tcl scripts.

SPraj4
Beginner
238 Views

Yes I did run it.

 

Kenny_Tan
Moderator
238 Views

Can you attached your design.qar for us to look into it?

Kenny_Tan
Moderator
238 Views

Any update?

SPraj4
Beginner
238 Views

yes I am able to compile it now with 0 errors and some warnings. and working on next step -timing analysis ...but it taking so much time, I facing few setup violations etc.

Kenny_Tan
Moderator
238 Views

Great to hear that.

Reply