Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15465 Discussions

How to workaround the ERROR ID:18694

LChen23
Beginner
454 Views

Hi,

When I switch Quartus from 18.1std to 19.4 Pro,Quartus report an error, The ID is ID:18694

ID:18694 The reference clock on PLL "<name>", which feeds an Altera LVDS SERDES IP instance, is not driven by a dedicated reference clock pin from the same bank. Use a dedicated reference clock pin to guarantee meeting the LVDS SERDES IP max data rate specification.

 

because of the no clk from Dedicated reference clock , I use Pll cascade.

 

My quest is how to work around it ? I hope to use Quartus Pro .

Thanks.

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
337 Views

Hi ,

Kindly fine the inline reply

CAUSE: PLLs driving LVDS SERDES interfaces should use dedicated reference clock pins from the same bank. Using a different source such as a global clock or PLL cascading can add extra jitter and has not been fully verified and characterized by Intel. It is therefore not guaranteed to meet its max data rate specification.

ACTION: Use a dedicated reference clock pin per PLL that drives an Altera LVDS SERDES IP instance.

 

Rahul_S_Intel1
Employee
337 Views

Hi ,

Kindly let me know, if you need further assistance.

Reply