Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15539 Discussions

I am using the LVDS Deserialzer simulation. "** Error (suppressible): (vsim-10000) ../../altera_lvds_core20_pll.v(539): Unresolved defparam reference to 'altera_lvds_core20_iopll' in altera_lvds_core20_iopll.pll_dprio_broadcast_en."

CHatz
Novice
823 Views
0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
119 Views

Hi,

 

Which Tool versions have you used?

Have you tried to simulate the design example ?

 

Not able to replicate the simulation error mentioned.

I have used the design example, Modelsim 10.6C and followed the steps from link below.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_altera_lvds.pdf

 

Attached the image for reference.

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance.

 

Best Regards,

Anand Raj Shankar

(This message was posted on behalf of Intel Corporation)

 

 

LVDSRX_SIM.JPG

 

Reply