Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14943 Discussions

IP Migration of DDIO_IN, DDIO_OUT and SYSCLKPLL from Stratix5 to Cyclone10 GX in Quartus Prime Pro.

MayankSinha
Beginner
140 Views

Hello, 

I am trying to migrate an existing design from Stratix5 to Cyclone10Gx device.

Initial design was in Quartus Prime Standard Edition, however, while opening the project file in Quartus Prime Pro edition 20.3 (required for Cyclone10GX), an Upgrade IP Component window is popping up for migration of existing IPs used (copy attached for reference).

IP_Migration_QP-Pro.jpg

It does not enables the Auto Upgrade button. Moreover, from the description, it mentions to parameterize a supported IP core from catalog. 

Kindly guide me to find the suitable IP Cores for the DDIO_IN, DDIO_OUT, SYSCLKPLL IPs which is supported in Cyclone10GX and steps to parameterize the same.

 

Warm Regards

0 Kudos
1 Reply
sstrell
Honored Contributor II
125 Views

The PLL is easy: as stated, you have to delete the PLL from your design and add in the new one.  I believe it's named IOPLL Intel FPGA IP.

For the DDIO, a migration flow for exactly what you're doing is described here:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_altera_gpio.pdf

Reply