In Quartus16.0, I want to creat one DDR4 IP using IP catalog.
However, I found that when I use "DDR4-1600J CL10 Component 1CS 2Gb (512Mb x 4)" preset, the DQ width is 8 after I apply this preset.
Then I tried all the preset which has "x4" in the name, all the DQ width is 8 after applying the preset.
Is this right? Should DQ bitwidth be 4 in these kind of preset?
For more complete information about compiler optimizations, see our Optimization Notice.