Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15553 Discussions

Is it possible to create an IBIS model from information in the pin planner with no other VHDL or Verilog in the design?

AWels
Beginner
472 Views

 I am a PCB-level hardware designer trying to get an early insight into the SI performance of the PCB. I have found that error messages such as 15716 occur, or the pin planner crashes when I try to work around this issue.

0 Kudos
1 Reply
YuanLi_S_Intel
Employee
84 Views
Hi Adrian, Yes, you can do so. However, you need to have the information in pin planner such as the pin used, I/O standard and other relavant I/O setting. Regards, YL
Reply