Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16741 Discussions

Is it possible to infer eSRAM via synthesis attributes in HDL code?

AUrsi1
Beginner
581 Views

Is it possible to infer eSRAM via synthesis attributes in HDL code?

Examples of HDL RAM inference in general are here
https://www.intel.com/content/www/us/en/programmable/quartushelp/17.0/hdl/vhdl/vhdl_file_dir_ram.htm

and also in section 1.4.1.4 here

https://www.intel.com/content/www/us/en/docs/programmable/683082/23-1/controlling-ram-inference-and-implementation.html

 

In these resources, allowable values for the "ramstyle" attribute are "M9K", "M10K", "M20K", "M144K", "MLAB, "no_rw_check", "logic". In other words, no eSRAM. Is the platform designer the only way to infer eSRAM?

Labels (1)
0 Kudos
2 Replies
Nurina
Employee
528 Views

Hi,


As far as I know you can only infer it using Platform Designer. There are no available HDL code templates to infer it.


Regards,

Nurina


0 Kudos
Nurina
Employee
494 Views

Hi,


We have not received a reply from you. As such, I now transition this thread to community support. If you have a new question, Feel free to open a new thread or login to ‘ https://supporttickets.intel.com ’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

 

Please let me know of any inconvenience so that I may improve your future service experience.

 

Have a great day!


Best regards,

Nurina W.


0 Kudos
Reply