Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15480 Discussions

Is wire level connectivity supported in Quartus Standard Edition?

LNagy2
Beginner
425 Views

I would like to use the wire level connectivity in the Platform Designer but I run in the following error:

 

Error: invalid command name "set_wirelevel_expression"

 

The feature shows up in the documentation of the Standard Edition.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-platform-designer...

However it does not seems to be supported in GUI or scripts. It requires extra license or it is a documentation issue?

 

Thanks,

Laszlo

Info: *******************************************************************

Info: Running Quartus Prime Shell

   Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition

0 Kudos
1 Reply
GuaBin_N_Intel
Employee
112 Views

The wire-level expression should be available in Quartus Pro not in Standard edition. When you open Platform Designer in Pro, Wire-Level expression editor option can be seen in View. It must be some mistake in the documentation.

Reply