Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16738 Discussions

Issue using "External Memory Interface Intel Arria 10 FPGA IP" in Platform designer

VGopa7
Beginner
427 Views

Hi,

I am using the "External Memory Interface Intel Arria 10 FPGA IP" in my Platform designer using Intel Quartus pro Version 23.3 (windows operating system).

I am getting this below error when i try to Generate HDL for this ip.

 

 

Info: system_soc_ddr4_emif: "Naming system components in system: system_soc_ddr4_emif"
Info: system_soc_ddr4_emif: "Processing generation queue"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_altera_emif_1922_7piftvy"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_altera_emif_arch_nf_191_jdgfjqq"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_altera_emif_ecc_191_6wg4omy"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_altera_ip_col_if_1911_rqtxiaa"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_altera_emif_cal_slave_nf_191_rmzieji"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_altera_mm_interconnect_1920_mnl7iba"
Info: system_soc_ddr4_emif: "Generating: altera_emif_ecc_core"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_altera_avalon_mm_bridge_2001_k2bg7dq"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_alt_mem_if_jtag_master_191_rksoe3i"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_altera_mm_interconnect_1920_mlnx7ry"
Info: system_soc_ddr4_emif: "Generating: system_soc_ddr4_emif_altera_avalon_onchip_memory2_1938_eldd3ri"
Error: ioaux_soft_ram: Can't find path executable Y:/share/apps/hdltools/altera/23.3-mw-0_pro/windows/quartus/bin64//perl/bin/perl.exe shipped with Quartus
Error: Generation stopped, 15 or more modules remaining
Info: system_soc_ddr4_emif: Done "system_soc_ddr4_emif" with 24 modules, 80 files
Error: Generation failed with exit code 1: 2 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
Info: Generation of D:/DDRDesign/quartus_prj/qsys_prj/ip/system_soc/system_soc_ddr4_emif.ip (system_soc_ddr4_emif) took 46545 ms
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in system_soc. No files generated.
Info: Finished: Generate IP Core Documentation
Info: Finished: Platform Designer system generation

 

Note: I don't see any issue when i try the same in Linux Platform. In Linux it always passes.

 

 

Labels (1)
0 Kudos
4 Replies
sstrell
Honored Contributor III
392 Views

It could just be a bad installation.  You might just take the opportunity to update to 24.1.

0 Kudos
VGopa7
Beginner
373 Views

I don't think it is a bad installation issue, The perl.exe is present in that path.

As we observe the path from the error log, i see that there us an extra '/' in the  path which might cause this issue.

Is this path emitted by Quartus ?

 

0 Kudos
AdzimZM_Intel
Employee
357 Views

Hello,


I don't see similar error message when generating HDL for External Memory Interfaces Intel Arria 10 FPGA IP in Platform Designer.

Please try to download a new Quartus installer to install the software.

I have downloaded Quartus Pro 23.3 WIndows* software through Multiple Download link.

Then downloaded Arria 10 device support later.




Regards,

Adzim


0 Kudos
AdzimZM_Intel
Employee
249 Views

As we do not receive any response from you on the previous reply that we have provided, I now transition this thread to community support. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply