Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15380 Discussions

It seems there is some bug for the FIFO IP. I am using the quartus17.1 PRO version, the device is Stratix10 1SG280LH3F55E3VGS1. Please help to double check the issue.

泮姜
Beginner
963 Views

Another fifo,input and output width is 32bit,depth is 8192.

Sometimes the fifo can not work well ,it is random.

But the depth set to 256, it is always ok.​

0 Kudos
1 Reply
泮姜
Beginner
118 Views

If mixed option fifo,there is some bugs.

I try to generate one FIFO, input data width is 32bit, output data widh is 256,and depth is 8192 words.

And the fifo can not work well,it can not read the correct data.

If the depth is set to 256, then the fifo is ok.

Reply